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A. BASIC DESCRIPTION OF THE ACOUSTIC IMAGING APPARATUS
Figure 1 shows diagramatically the basic acoustic imaging
apparatus to which this thesis project was added. The
mathematical details of image reconstruction are not covered
here, but the basic physical process is as follows:
1) A 1.0 MHz plane acoustic wave is generated by the
transmitting transducer.
2) The receiving transducer is moved horizontally and
vertically in a raster scan.
3) The magnitude and phase of the received wave are
sampled periodically such that the result is a
64 by 64 array of samples, each consisting of an
8 bit magnitude and 8 bit phase.
4) The 16 bits for each sample are provided at two
14 pin dual-in-line-package (DIP) sockets on the
sample-hold and analog-to-digital-conversion (ADC)
box of figure 1
.
B. STATEMENT OF THE PROBLEM
The problem to be solved by this thesis project was to
design and construct a digital data acquisition system
controller which would accept the 64 by 64 array of samples
and record it in a format which could be read into a



















C. DETAILED REQUIREMENTS FOR THE DATA ACQUISITION SYSTEM
As a minimum the controller must be able to meet the
following requirements
:
1) Provide real time copy on a printer in decimal
numbers for testing, calibration and comparison
purposes.
2) Provide for manual sampling for testing and
alignment of the imaging system.
3) The controller must provide the necessary control
signals to set up the imaging and data acquisition
systems, and to start and control them with a
minimum of operator action.
4) The controller must provide test programs for
hardware testing.
5) The system will be fully documented both in hard-
ware and software, such that future personnel will




II. DATA ACQUISITION SYSTEM DESIGN
A. OVERALL SYSTEM DESCRIPTION
Figure 2 is a block diagram of the system. The electro-
mechanical system and the electronics up the ADC's of figure
1 were previously constructed [Ref. 1], but required con-
siderable testing and alignment before satisfactory opera-
tion was achieved. The system controller and control key-
board were custom designed and built around the INTEL 8748
microcomputer. The digital recorder and reader were pur-
chased with options available which could be modified for
interface with the rest of the system. The line printer,
teletype, terminal and PDP-11 were available and used with-
out modifications.
B. PERIPHERAL DEVICES
1. Model 3 3 Teletype
A model 33 teletype (TTY) was included as a peripheral
because it was readily available and can readily make
paper tapes which can be easily annotated as they are made
and which are very transportable from one computer system to
another [Ref. 2]. The model 33 accepts ASCII characters
at a rate of up to 100 WPM. Figure 3 shows that each char-
acter consists of a start, 8 bits and two stop bauds, for
a total of 11 bauds per character. This results in a baud














ASCII CHARACTER TO TELETYPE
20 mi
mA
1/0 1/0 1/0 1/0 1/0 1/0 1/0 1 1
Start 7 Data Bits Parity 2 Stop Bits
FIGURE 3
, n _ W r Char. 1 Mm ,, bauds100 rr X 6 — 3— X -pyr X 11 =!-M Word 60 Sec Char. = 110
Bauds
Sec
The TTY requires the baud stream to be an on-off
keyed 20 mA current loop. Figure 4 is the schematic for the












TTL to 20 mA current loop adapter. The Motorola 7 54 62P
is a high voltage peripheral driver [Ref. 3 J capable of
supplying 300 mA to the load. The value of 560 Ohms was
experimentally determined to ensure that the "marking"
current would be 20 mA. Worthy of note is the fact that
the 12 VDC power supply must be ungrounded with respect
to the 5 VDC supply which is the same as that used for the
TTL circuitry.
2. Model 40 Line Printer
The model 40 line printer was included such that
a real time copy of the data could be provided as it is
being recorded. Since it has an "RS-232 like" interface,
the hardware and software utilized to drive the printer
is readily usable to drive other RS-232 devices such as a
cathode ray tube (CRT) terminal.
The printer, as currently configured for the micro-
computer laboratory, requires ASCII characters transmitted
at 2400 baud/sec. with "no parity", which is defined as
the parity bit always being a logical "1". Figure 5 shows
a typical ASCII character being transmitted to the printer
Also included in the figure are the other signals [see Ref
4) required by or provided by the printer. The controller
must sense when the "Request Next Character" (RNC) line is
low and cannot transmit another character until it goes
high. RNC will stay low for significant periods of time
during a "line feed" or "form feed" by the printer.
16
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3 . Digital Cassette Recorder
The cassette recorder was purchased with options
available such that it can record 16 bits at a time [Ref.
5] . It uses a dual-track, complementary non-return to zero
(CNRZ) method for high noise immunity and self-clocking on
playback. This high capacity method uses both tracks of
the tape simultaneously and records in only one direction.
Using separate "1" and "0" tracks and very small gaps, one
cassette can hold up to 2.2 million bits of data.
The tape transport is driven by a four-winding step-
ping motor. The stepping motor drivers are clocked by CMOS
block logic. The tape is moved only while data is actually
being recorded or during the generation of a word or file
gap.
The word length, which is jumper selectable, is set
at 16 bits. The file length, which is also jumper selectable,
is set at 64 words. The bit and word counters are auto-
matically reset by a "power on reset" at the time power is
first applied. They are also reset whenever a "load forward"
of the tape is performed by the operator.
The 16 bits to be recorded must be CMOS voltage
levels, and since the ADCs provide TTL levels, an interface
board was designed and constructed. As shown in figure 6
the interface board also changes the start pulse provided
by the controller to CMOS level.
The start pulse is a one millisecond negative true
pulse. Since the ADCs are triggered by the falling edge of












































the revolution counter (Fig. 7) , the controller must pro-
vide the start pulse only after the analog to digital con-
version is complete. The start pulse is provided by the
controller out of bit 2 of the latched port 6. The software
to produce the pulse will be described later.
4 . Digital Cassette Reader
The cassette tape reader (LPR-16) was purchased
from the same manufacturer in order to be compatible with
the CNRZ recording format [Ref . 6] . It was purchased with
options for RS-232 serial interface and 20 mA current loop
serial interface. The following options were user selected
by jumpers: 2400 baud/sec, no parity, word length of 16
bits, and file length of 64 words. This results in a read-
back format on the model 4 printer or CRT terminal as
shown in figure 8
.
Figure 9 shows the LPR-16 serial interface pinout.
When switch SW-10 is open the reader will output one file
each time the start button is depressed. When SW-100 is
closed the reader will output files until the "end of tape"
(EOT) signal is received.
C. SYSTEM CONTROLLER DESIGN
Because the controller must be able to perform such
rather complex functions as binary-to-BCD conversion and
interface with the tape recorder and line printer, it was
decided that the controller should be a microcomputer based













ccc CCC 1 CCC 2 CCC 3 CCC 4 CCC 5 ccc 6 CCC 7
ccc 8 CCC 9 CCC A CCC B CCC c ccc D ccc E ccc F
ccc ccc 1 CCC 2 CCC 3 ccc 4 ccc 5 ccc 6 ccc 7
ccc 8 ccc 9 ccc A CCC B ccc C ccc D ccc E ccc F
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to be solved in software, thus minimizing hardware problems.
Because of the availability of the microcomputer chip and
a suitable development tool (the INTEL PROMPT-48) it was
decided to use the INTEL 8748 single chip microcomputer as
the heart of the controller. With that decision made, the
design proceeded as shown in figure 10 [Ref. 7].
1. Basic Description of the INTEL 8748
Figure 11 is a block diagram of the 8748 micro-
computer [Ref. 8] . The single 40 pin DIP package contains
a) an 8 bit central processing unit (CPU) , b) a 1 kilobyte
erasable programmable read only memory (EPROM) , c) a 64
word read/write memory (RAM), d) 27 input/output (I/O) lines,
e) an 8 bit timer/event counter, f) oscillator and clock
driver circuits, g) a reset circuit, and h) a single level
interrupt circuit.
The microcomputer requires only a single 5 volt
power supply, which reduces hardware requirements. There
are two banks of directly addressable working registers
either of which can be selected for added flexibility during
subroutine executions. The remainder of the 64 words of
RAM are indirectly addressable using the lower two registers
of either working register bank as a pointer.
The CPU can perform the following functions; a) Add
with or without carry, b) AND, OR, or EXOR, c) Increment
or Decrement, d) Bit complement, e) rotate right or left
with or without carry, f) SWAP nibbles of the accumulator,






Consider demands of this specific instrument,







Determine number of inputs needed to microcomputer
Determine number of outputs needed from microcomputer
Determine other I/O features desired
Design microcomputer
Design instrument I/O aevice circuitry and test it
Design interface to microcomputer and test it as much as possible
Debug interactions between software
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The machine cycle time is 2.5 microseconds and all
instructions are either one or two cycles. The instruction
set is included in Appendix A. Some of the significant fea-
tures of the instruction set are:
a) All jump instructions are relative to a page
boundary.
b) There is no direct compare instruction.
c) There is no auto increment instruction so
multiple precision arithmetic is clumsy.
d) Very efficient use can be made of the working
registers as loop counters by use of the DJNZ
Rr instruction which decrements the register,
test for zero, and executes a conditional jump
if the result is not zero.
There are three program memory locations of special signifi-
cance:
a) A reset causes the program counter (PC) to
jump to location 000.
b) An external interrupt causes the PC to jump to
location 003.
c) A timer or counter interrupt causes a program
jump to location 007.
The 8748 has 27 I/O lines which are grouped into
3 ports of 8 bits each which can serve as either inputs,
outputs or bidirectional ports. There are also two "test"
inputs which can alter program sequences when tested by
27

conditional jump instructions. All I/O ports are TTL
compatible, in that they can drive one standard TTL load.
Ports 1 and 2 are called quasibidirectional because
of their special output circuit structure which allows each
line to serve as both an input and an output port. Only the
outputs are latched. As shown in figure 12, each line is
continuously pulled up to +5 volts through a resistive device
of relatively high impedance. This pullup is sufficent to
provide the source current for a TTL high level yet can
still be pulled low by a standard TTL gate, thus allowing
the same pin to be used as both an input and an output. Since
the pulldown transistor is a low impedance device, a "1"
must first be written to any line which is to be used as
an input. This structure allows input and output on the

















The BUS is a bidirectional port which is used in
this application as a statically latched output port and
a non-latching input port. It can also drive one standard
TTL load. "The MCS-48 family satisfied the usual INTEL
strategy of being the first in the marketplace with an
imperfect but useful product."
2 . Design of Stand Alone Microcomputer and Printed
Circuit Board
As Shown in figure 13 , very little additional hard-
ware is required to form a stand alone 8748 microcomputer.
GND
I
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FIGURE 13
Wakerly, J.F., "The MCS-48 Microcomputer Family: A
Critique/' Computer
, Vol. 12, Number 2, p. 30, Feb., 1979
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however, because of the number and kinds of inputs and
outputs numerous other peripheral interface circuits were
required. The stand alone microcomputer system was built
into a 4" by 5" by 6" aluminum box as shown in figure 14
with a 5Q pin edge connector for insertion of the printed
circuit (PC) board holding all of the interface circuits.
Another identical "extender box" with an identical edge
connector was built which contains no microcomputer but has
a 50 line ribbon cable and connector which connects to the
PROMPT-48. This allows hardware and software to be debugged
and tested together in what could be lossely called an emu-
late mode using the PROMPT-48 in place of the stand alone
8748 box. Unused pins on each of the 50 pin connectors are
made available at banana plugs on each box for making con-
nections to the PC board. Wiring data for the connectors




The controller PC board was designed with an eye
toward minimum hardware and maximum flexibility in control
functions through the ability to readily change the program
in the EPROM of the 8748.
Figure 15 is a pictorial view of the controller PC
board. It contains an input and output bus. The input bus
is fed by one 4 bit and two 8 bit input ports consisting of
74125 tri-state buffers (see Ref. 9) as shown in figure 16.
Only one input port may be enabled at a time under software
control. A port is selected by outputting its address to the
lower 4 bits of microcomputer port 2. The 74154 decode [Ref. 10]
then enables the designated port (JFig. 171," The timing for
an input operation is very simple. First, the address of
the port to be read is output to the address decoder which
selects the port. Then the data on the port is read into the
accumulator of the microcomputer by executing an INS A, BUS
instruction.
The output bus is buffered so that it can drive two
8 bit latched output ports (figure 18) and two 4 bit latched
7 segment LED decoder/drivers (.figure 19) . The timing re-
quired for an output operation is somewhat more complex,
since the data is not latched into either type of output
port until the rising edge of an active low pulse on the
latch enable (LE) line [Ref. 10]. To output data to one of
the output ports, first output the data to the output bus
by sending its address to the address decoder. This takes
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by selecting another port, usually port zero, which is
non-existant
.
Each input and output port has its own unambiguous
address. Some of the possible addresses decoded by the
74154 decoder are unused, such as address zero.
The line printer that must be driven by the controller
has an "RS-232 like" interface [Ref . 11] . Therefore, four
RS-232 line drivers and receivers were provided on micro-
computer port 1 (figure 20) . The addition of the line
drivers added the additional requirement for a plus and
minus 12 volt power supply [Ref. 3].
The keyboard and encoder circuitry were built on a
separate PC board and connected to the controller board by
a 10 wire cable (figure 21) . The keyboard is a 4 row by 4
column configuration with three additional user defined
switches which are connected to the interrupt line (INT)
,
the reset line (RST) and the est 1 (Tl) lines. When a key
is depressed the encoder provides the 4 bit hexidecimal code
and a low level on the test (TO) line to signify to the
microcomputer that data is available from the keyboard. To
prevent the RST, INT and Tl inputs from floating it was
found that pullup resistors were required on the controller
PC board.
The artwork for the printed circuit board was done
on a 2-to-one scale and then photographically reduced for













































The software development was a "low level" process, in
that all programming was done in machine language on the
Prompt-48. Because of the number of different input and
output routines required, it was necessary to develop a
method whereby the Prompt-4 8 could be used in an emulate
mode. This was accomplished by the design of a 50 pin edge
connector adapter (Appendix B) . The PC board containing
all of the controller electronics, except the "stand alone"
8748 chip, is installed into the adapter [Ref. 12]. This
configuration allows hardware testing and software develop-
ment to be conducted at real time speed. This emulation
capability was essential for development of the serial
data output routines.
For a detailed description of the Prompt-48 see refer-
ence 12. The important capabilities provided by the Prompt-
48 are as follows:
1) An eight-character display is used to display
register and computer status.
2) A 1 K Byte read/write memory is used in place of
the 1 K Byte EPROM of the 87 48 chip.
3) The programming socket can be used to program the




4) The buses and ports of the Prompt-4 8 can be expanded
with external circuitry.
5) A quite powerful monitor is installed in a 4 K
Byte ROM within the Prompt-48.
Appendix C is a summary of the Prompt-4 8 monitor com-
mands. The use of all commands is well documented in
reference 12 except for the use of "Access Codes". The use
of Access Codes is an artificiality imposed by hardware con-
straints while in the Prompt environment. Because of these
constraints, it is necessary for the user to specify access
codes to allow data flow into or out of the Prompt. For
example, to read data into the Prompt requires the user to
have selected access code 1 before the attempted read opera-
tion. To output data from the Prompt requires access code
0. Consequently, if a program is being debugged which re-
quires an input and an output operation, the user must set
breakpoints in the program solely for the purpose of changing
access codes before program execution can resume.
The use of breakpoints results in a further complication
if the program being tested involves a timing loop. In
order for the Prompt to stop execution at breakpoints, it
must stop execution after every instruction, jump to the
monitor, and check to see if a breakpoint has been reached.
This causes the program to proceed about five times slower.
This difficulty can be overcome by designing test pro-
grams which are used only for debugging purposes and that
can be executed in their entirety without an access code
41

change. The program under test is thus executed without
breakpoints and at full speed. This technique was used
extensively while debugging the serial data output subroutines
B. OVERALL SYSTEM SOFTWARE STRUCTURE
Figure 22 shows the general method used during the
software development [Ref. 7]. Appendix D includes all
software documentation. It was decided to rely heavily on
the use of subroutines. The subroutines were developed
first and stored generally at the higher memory locations.
Then the individual programs which the operator must be
able to select were developed. The executive program enables
the user to select the program he wishes to use. The execu-
tive program was written so that more programs could be
added as they were developed. Figure 23 is the flow chart
for the executive program. It is entered by performing a
reset. This happens automatically on power-up, or by
depressing the reset key (RST) on the keybaord.
A specific program is entered by the following key
sequence from the keyboard:
1) RST: Reset insures that the microcomputer is in
the executive program.
2) Any one of keys through 4: This causes the
microcomputer to enter program number through 4
respectively
.
Since the operation of the programs cannot be understood
without first understanding the operation of the subroutines,
42

Consider how instrument hardware
impinges on microcomputer software
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and since the subroutines were developed first, a detailed
discussion of the subroutines will be next followed by
descriptions of the programs. Flow charts were used in
developing the more difficult programs and subroutines.
C. SUBROUTINES
1. Subroutine DELAY
One of the first tests performed was to output square
waves from the RS-232 port to check its operation. To gen-
erate the square waves subroutine DELAY was written. DELAY
is a simple routine consisting of a loop within a loop. The
length of the delay is determined by the value in each of
the loop counters, which is a parameter that is established
before the subroutine call. The documentation for this and
all subroutines clearly shows what parameters are to be passed
to the subroutine and how they are to be passed.
2. Subroutine ASCII Output
Subroutine ASCII Output (ASCO) was the next and proba-
bly most difficult subroutine to be debugged. It receives
an ASCII character in its 8 bit form and outputs it serially
to the RS-232 port. Since the RS-232 device, in this case
the line printer, requires "no parity", the subroutine outputs
bits through 7 of the ASCII code and a "1" as the parity
bit. Figure 5 shows the timing for a typical ASCII character
sent to the printer.
Appendix D fully explains how the subroutine works.
Not described there is the process used to choose the value
45

to be passed to the loop counters. Approximate numbers
were chosen based on previous tests for making square waves.
The loop counts required for proper operation were found
by trial and error through use of the Prompt-48 in its emu-
late mode. Subroutine ASCO also contains a trap loop which
stops further execution if "Request Next Character" (RNC)
from the printer is low indicating that the printer is not
ready for the next character.
3
.
Subroutine Binary Coded Decimal Output
Subroutine Binary Coded Decimal Output (BDCO) accepts
a BCD number in the range of to 255, looks up the ASCII
equivalent of each digit and calls ASCO for each digit.
Since each sample consists of a three digit number repre-
senting magnitude and a three digit number for phase, the
subroutine also provides a space after each three digits to
separate the magnitude and phase
.
4 Binary To Binary Coded Decimal Conversion
Subroutine Binary to Binary Coded Decimal Conversion
(BCDC) receives an eight bit binary number representing
either a magnitude or phase and converts it to BCD. It
also provides the BCD number in the proper registers for
an immediate call to subroutine BCDO.
5 Teletype Output Routines
A very similar set of subroutines were written to
output data to the model 3 3 teletype. Subroutines Teletype
Output (TTYO) and Baud Output (BAUDO) differ in that the
serial output bit rate is greatly reduced, the parity bit
46

is always a "0", and the characters are output from a
different port. The principles of operation, however, are
quite similar to those described above.
The heavy use of subroutines proved very beneficial
throughout the project development. For example, when a new
test program was required to test the serial interface with
the printer, it was relatively easy to write a program
consisting of just a few instructions and several calls to
subroutines. Program number 2 is just such a program which
was left as a permanent part of the software and was used
many times to verify proper system operation.
D. KEYBOARD SELECTABLE PROGRAMS
At the time of this writing there are five testing or
operating programs that are operator selectable from the
keyboard. These five programs are named PROG through 4
in the software. A specific program is selected by depressing
the reset (RST) key followed by the key number of the desired
program.
1. Program
Program is a test program which enables the opera-
tor to test the lower four bits of all latched output ports.
The upper four bits are all ones in this test. For example,
suppose that the operator wishes to test the 115 VAC solid
state relay attached to bit of output port 6. To prevent
turning off the other bits of the port which are driving the
20 mA current loop and holding the start line of the tape
47

recorder high, the test word sent to the port should have
ones in all positions except possibly the bit position
which is under test. A proper key sequence to test the 115
VAC relay is therefore:
KEY RESULT
RST Ensures that the computer is in the
executive program.
Selects program for testing the ports.
F Turns on all bits of all latched ports.
Note the FF displayed on the LED display
and that the 115 VAC relay is energized.
E All bits remain high except bit 0. Note
that the 115 VAC relay is deenergized.
2 . Program 1
Program 1 is a test program which uses subroutine
delay to generate square waves out of the RS-232 port. The
period of the square wave is determined by the 8 bit number
inserted into the loop counters of subroutine delay. The
8 bit number is inserted as two hexidecimal numbers by two
key strokes. For example, the following key sequence will
generate an approximately 500 Hz square wave:
KEY RESULT
RST Ensures that the computer is in the
executive program.
1 Selects program 1.
Sets upper four bits of counters to 0.
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A Sets the lower four bits to a hexidecimal
A, so that each loop counter is set to
OAH.
The square wave may be observed at the RS-23 2 output port
bit or can be made audible by closing switch SW-1 on the
front of the controller PC board. Notice, however, that
while an audible tone is a quick and convenient test to
verify proper system operation, that the square wave is
severely distorted by the presence of the speaker. This
distortion is enough to prevent proper operation when trans-
mitting to an RS-232 device such as the line printer.
3 . Program 2
Program 2 is a test program used to verify proper
operation of the software baud rate generation. It also
verifies the other important aspect of serial data trans-
mission, that of recognizing the presence or absence of a
signal on the RNC line from the printer. The RNC signal can
be disabled to observe the effect caused by its absence by
opening switch SW-2 on the front of the controller PC board.
The key sequence used to conduct this test is:
KEY RESULT
RST Enters executive program.
2 Selects program 2.
Figure 24 shows the effect of the absence of the RNC signal
from the printer. Data is being transmitted during times
when the printer cannot print. But, because the printer
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This may not be the case for another RS-232 device which
does not contain such a buffer.
4 - Program 3
Program 3 is a data acquisition program which records
data from the ADCs onto the cassette tape while simultaneously-
providing a hard copy on the line printer. The program is
selected by the key sequence: RST, 3.
As can be seen in Appendix D, the program loops while
sampling test point (TO) . When a sample is to be taken
the revolution counter sends a to the Start Conversion line
of the ADCs- The microcomputer sees a on TO and starts a
1 millisecond delay. This gives the ADCs time to complete
the analog to digital conversion and provides additional
time for the data to stabilize at the inputs to the tape
recorder. After the 1 millisecond delay the microcomputer
puts out a 1 millisecond active low pulse from bit 2 of
output port 6. This pulse starts the record cycle of the
cassette recorder. Since the recorder requires approximately
300 milliseconds to complete the recording of the 16 bits
of data, the speed of the mechanical scanner was adjusted
to provide a. sampling rate of about 2 Hz. That this sampling
rate is satisfactory can be easily verified by the status
LED on the tape recorder interface board (Fig. 6) . The
recorder is ready to achieve another sample when the LED
is on.
If it is desired to obtain only a hard copy of the
data, such as during alignment or calibration testing, then
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the mechanical scan speed can be greatly increased within
the capability of the model 4 printer. Also, the RNC
signal must be disabled to prevent the RNC signal from
interfering with the start conversion pulse to the ADCs
.
5 . Program 4
Program 4 is the other data acquisition program. It
differs only slightly from program 3. It provides hard copy
on the.model 33 TTY while making a paper tape and/or cassette
recording. In this program the serial data is provided at
a rate of 110 Baud/second out of bit 4 of port 6 which
drives the 20 mA current loop for the TTY.
In this case the limiting factor which determines
the sampling rate is approximately twice the length of time
it takes to execute a carriage return and line feed. The
carriage return and line feed are executed on the rising
edge of the revolution counter output which is applied to
test point TO. The TTY must complete the carriage return
and line feed before the next falling edge of the revolution




A. INPUT AND OUTPUT PORT TESTING
1. Parallel Input Port Testing
Each parallel input port was tested individually
to verify that it was being addressed properly and that its
input and output bits were in the proper order. The test
data word was provided from a laboratory DIGIDESIGNER. A
simple program was written in the Prompt-48 and single
stepped to verify that the port was enabled at the proper
time and that the execution of the read instruction resulted
in the transfer of the proper data to the microcomputer
accumulator. One port failed for no apparent reason. The
74125 IC chip was replaced and the test was satisfactory.
2
.
Latched Output Port Testing
Each output was tested to the extent possible by
the use of program 0. This proved to be a sufficient
amount of testing because no output problems were experienced,
3. Serial- Output Testing
The RS-232 serial output port was tested in three
different ways. First a simple program written in the
Prompt-4 8 was single stepped while the voltage at the port
was monitored to ensure that it cycled between plus and
minus 12 volts. Then program 1 was used to generate square
waves. The square waves were checked for rise time and
overshoot (Fig. 25) and were found to be in accordance with
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reference 11. Figure 2 6 also shows the attenuation and
distortion caused by connecting the speaker to the port.
B. OVERALL SYSTEM TESTING
The objectives of the system testing program were:
(1) to verify that the 16 bits representing a magnitude and
phase are properly converted to decimal; (2) to verify that
the paper tape and TTY printout agree with the actual data
present at the ADC outputs, (3) to verify that the hard copy
produced on the model 40 line printer agrees with the actual
data at the ADCs , and finally, (4) to verify that the paper
tape or cassette tape agrees with the hard copy produced
at the time the recording was made.
The output of the ADCs was simulated by the data switches
on a DIGIDESIGNER so that known binary values could be pro-
cessed. The sample strobe from the revolution counter was
simulated by a pulse generator set at a frequency of 1 Hz.
While sampling at a 1 Kz rate the following binary numbers
representing magnitude and phase were provided to the system:
00000000 00000000 = 000 000
10001000 10001000 = 017 017
01000100 01000100 = 034 034
00100010 00100010 = Q63 068
00010001 00010001 = 136 136
11111111 11111111 = 255 255
Each binary number was held constant for several





.. p.. , i t;»,~? ^ J






r~ "T "T cc ^c *n-
'
—
' CO CO vC CO m -
SLS-S S .-—* CU
F* ** - "T CO >C in v
— co co ^ cc m "
ss s s — cu -
r- %? ^ co "^ in
-» co co >o co in ;
;
S.S S S— (J!
~t»- t t ce < tf>'
-* co co *c co-in® iS s S - SJ







P~ P~ -^'PC "O tn iff U)
— —
. cot ^c rrin in •
_J
s s -s s — cvj cu - 03
<t
p- «> ^ a? *c ifl «n u
-••n 'Ort tn-in "StSS S — OlOI . <£
r-»
c- r** ^ cc "ff m tf> <c
— — co >c co m m .a
,-C— P~ "f ' DC ' ^ ' »n >J7
-»-*' eo >c- cyn m
s s s" s —* cu, at
p- V- -sr cc "^ in m >
:— —r «r -vc co m in
p-rls -1* co ^c in m ,
— —• co «o co «n m
:S S S .S — 04 <M
p- p-
-^r ** cc in in
— — n n >c i/i m ;,
S.-S SSSOTOJ ~
p- r- ^r -r aj< tn
-» —« co cc ^ com-
ss s-.s s — cu
_
P—C— -v •t x ^ **^e>
:
—
.'— C5: C5 <! P3 m .
S-S S SS— £U
t— o ^ ^ cc ^o in
—
"--
- co co >c o m
s <s*s S-K — cu r
-
p- p«*
-T -q: cc vc in
— — co co <t c* m














r* "^ ^ cc ^o tn
— op* ^c cj in
s s s s — • eu-
P- "^ >c cc ^c lO
>• rr C3 >o W ifl
s s s s — cu
P» ^" *T !T \&lf>
— n n <c n tn
s s s s — cu
r- -^ <r cc ^ m
— r> rj >c c*5 m
s s s s — cu
cc ^ m m
—— c*> <J C3 m m
s s ss — cu cu





s s s s — cu cu
r- p~ ^ co 'O m m-
— — co. ^c cc m m
s.s so — • cu cu
r- r- -^; oc "O m m
— — co- ^c cc m m
ssss-ojcir
r* p- -=5're o m m
— — co >o co m-m
"S s s s — cucu
r- p— ^ co ^c in m
— — co ^> co mm
r^ p— "T cc ^ m m
-« — co ^n co m iftSQSS-OICI.
p~ p— -^
-t co tn m
«»
~— co ro nC m m
ss s ® s cu cu .
p»- p-
-t ^r co ^" «n.
.
— —« co co •o co in
s s ss s.— cu
r- p^ <r ^wo^
'-•
— co co <f co m-.
ss s s s — cu.
r- p^ <r 'T co o m
— -* co co >c co in
s s s s s —• cu
r- p»~"-«r -^ so vo m


































generated. The binary numbers were chosen to test each
bit of each input port and to cover the whole dynamic range
of the ADCs.
Figure 26 shows the real time copy of the data
printed by the TTY compared to the data read back on the
same TTY and read back on the PDP-11. Figure 2 7 shows the
real time copy made by the line printer. Because the
cassette recorder was returned to the factory for repairs,
verification of a cassette recording was not obtained.
This type of test was conducted several times, and after each
significant hardware or software change.
C. MECHANICAL ALIGNMENT TESTING
Because of the relatively short wavelength of the acoustic
wave being sampled it is very important that the samples be
taken at the proper times so that the columns of samples
are vertical. and straight. The alignment is mechanically
adjustable by the position of the left and right limit
switches of the mechanical scanner. This alignment can then
be checked by disabling the vertical stepping motor and
scanning back and forth across any target and noticing the
agreement in sample values from one scan to the next. This
alignment test should be conducted periodically and after
any adjustments to the mechanical scanning mechanism.
D. OPEPATING PROCEDURES
System operating instructions are provided in Appendix
F for laboratory use and should enable personnel to operate
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the equipment without requiring a detailed understanding of




The microcomputer based controller described in this
thesis met all of the original design objectives, and has
become a useful addition to the laboratory. Because several
input and output ports and some of the program memory are
not used, improvements and changes to the system can be made.
The flexibility provided by a microcomputer based design
has already been demonstrated by several software changes
which resulted in improved system performance and operational
convenience. Several interface problems which might have
been solved by hardware changes were more easily solved in
software. The ability to take manual samples and the pro-
vision of a real time hard copy of the recorded data were
invaluable capabilities which were used many times during
alignment and calibration tests of the overall system.
Clearly, the controller described here could easily be
adapted to many other control or interface applications.
The flexibility of the system is only slightly reduced
by the requirement of performing all software development
in machine language. It was found that as the author became
more familiar with the instruction set and the use of the
Prompt-48 that programs could be written and debugged quite
expeditiously. The fact that the programs required very
few mathematical manipulations further added to the ease
of programming. Furthermore, for this controller type
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application where program memory was limited, machine
language programming clearly was the most cost effective
choice in terms of the required development system and in













AOO A. PRO SO
@R1 61
AOO A. Mata 03 en








AOOC A. SCO 70
mi 71
AOOC A. Mara 13 CD








ANL A. *>RO 50
ANL A. <g>«1 51
ANL A. Mai* 53 CD
ANL BUS. Mala 98 CD
PI, Mala 99 CD
P"2. Mala 9A CD
CALL Oaddr 14 CD
laddr 34 CD


























OJNZ RO.addr E8 CD
R 1 addr E9 CD
R 2.addr EA CD
R3.addr EB CD
R4 add' EC CD
R 5 .addr ED CD
R6.addr EE CD




INS A. BUS 08
IN A. PI 09













J80 addr 12 CD
J81 addr 32 CD
,82 addr 52 CD
J83 addr 72 CD
J84 addr 94 CD
J85 addr 32 CD
J 86 addr 02. CD
J87 addr F2 CD
JC addr FS CD
JFO addr 36 CD
JF 1 addr CD




a addr 34 CD
5addr A4 CD
Saddr z* CD
7 addr E4 CD
JMPP «A 83 CD
JNC addr 66 CD
JNI addr 86 CD
JNTO addr 26 CD
JNT1 addr 46 CD
JNZ addr 96 CD
JTF addr 16 CD
JTO addr 36 CD
JT1 addr 56 CD
JZ addr C6 CD
MOV A «daia 23 CD
MOV A. PSW C7








MOV A 8«0 FO
'!>R1 F 1
MOV A. T 42
MOV PSW. A 07








MOv RO. sdaia B8 CD
Rl Mala 39 CD
R2. Mala BA CD
R3. Mala 38 CD
R4 Maia 3C CD
R5. Maia 30 CD
R6. Mata BE 'CD
R7. Maia 3F 'CD
MOV @R0. A AO
MOV 15>R1. A A1
MOV (5IR0. Mata 30 ZC
SRI, Mala CD
MOv r a 62








MOVP A. 'SA A3
MOVP3 A, S>A E3
MOVX A. 3R0 30
am 31
MOV X *R0. A 90
p>«1 A 91








ORL BUS. Mata 88 CD
PI. Mala 89 CD
P2. Maia 8A CD
0RL0 P4 A 8C
PS. A 3D
P6. A 3E
0RL0 P7 A 8F

























XCH A. c9R0 20
XCH A. <o>«1 21
XCH0 A. s>RO 30
.SRI 31








XRL A JiRO 00
3RI 01
AM mnemonics cooynght 1976. 1977. 1978 Intel Corporation




WIRING DATA FOR 8748 BOX
8748 Pin # NAME Edge Connector Pin #/Connection
1 TO 14
2 XTAL 1 — crystal & cap. to gnd
3 XTAL 2 — crystal & cap. to gnd
4 RESET 16
5 SS — NC
6 INT 49













20 Vss GND - 46











































Vcc + 5V -- 34
EXTERNAL CONNECTIONS TO BOX
64

Parts List For 8748 Box
Item QTY
6" x 5" x 4" AL Box 1
Banana Jacks 13
50 Pin Edge Connector 1
6 MHz up crystal 1
20 pf Cap 2
1 ufd Cap 1
4 - 4 x y" hardware 6
ground lugs 2
40 pin Dip socket 1
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WIRING DATA FOR EXTENDER BOX
8748 Pin Name I/O Ports & Edge Connector pin #











































Table 5-7. Cuimnund Lis! Summary
i niiipt -•<
Command Prompts: ACCESS 0" and -
Command Key(s)/(Description) Function Display Section
[GO): G 5-20
- [NO BREAK] Go . 5-21
- [WITH BREAK! Gb 5-24
- [SINGLE STEP) GS 5-24
[EXAMINE MODIFY] E . 5-17




- [REGISTER] Er 5-15
[2] (Port 2 Map) P2 . MM" 5-16
[3] (Program PROM — 8741 or 8748) Pr 8741 5-53
[3] (Program PROM — 8755. with adapter) Pr 8755 5-53
[4] (Byte Search): S1 5-25
- [PROGRAM MEMORY] SP 5-26
- [DATA MEMORY] Sd 5-27
- [REGISTER] Sr 5-28
[5| (Word Search): S2 5-25
- [PROGRAM MEMORY] •SP. 5-28
- [DATA MEMORY] Sd 5-30
- [REGISTER] Sr 5-31
[6] (Hexadecimal Arithmetic) HE 5-49
[7] (Program PROM — 8748) "Pr 8748 5-52
[8] (Compare PROM) •'Co . 5-54
[9] (Move Memory): "n 5-32
- [PROGRAM MEMORY] "nP 5-33
- [DATA MEMORY] "nd 5-34
-.'[REGISTER] "nr . 5-35
[A] (Access Mode Select) Ac CC" 5-14
[B] (Examine/Modify Breakpoint) "br . 5-23
[C] (Clear Memory): X 5-36
- [PROGRAM MEMORY] "CP. 5-37
- [DATA MEMORY] "Cd . 5-38
- '[REGISTER] "Cr 5-39
[D] (Dump Memory): "d . 5-40
- [PROGRAM MEMORY] •dP 5-41
- [DATA MEMORY] dd . 5-42
- [REGISTER] dr 5-43
[E] (Enter into Memory). "r 5-44
- [PROGRAM MEMORY] 7P 5-45
- [DATA MEMORY] rd 5-46
- [REGISTER] "rr . 5-47




























































Prog 0: No working registers except the Accumulator
DELAY : R4 , 5 , 6 ,
7
Prog 1: R4 , 5 , 6 ,
7
Prog 3: 1*1,2,3,4,5,6,7
BCDC : R3 , 4 , 5 , 6 ,
BCDO : Rl, 2, 3, 4, 5, 6,
7
AXCO : R2,3,4,5,6,7
Executive Program: Uses only the Accumulator
Prog 2: R2,3,4,5,6,7
TTYO : Rl, 2, 3, 4, 5, 6,
BAUDO : R2,3,4,5,6,7




ROGRAM EXECUTIVE PROGRAM DATE 23 Feb. 7 9 PAGE 1 OP 2






































; pressing a key now will
; select a program
;jump to the address of
; the key depressed
;0F5 through OFF are unusec
;and available in the
; event more programs are
; added
;PROG 2 is on page 1
;PROG 4 is on page 2

(OGRAM DATE 23 Jan 7 9 PAGE 1 OP 1
)DR HEX CODE LABEL MNEMONIC COMMENT
;this program tests the
; lower 4 bits of the outpu
; ports
5 00 PROG 1 NOP
5 2615 JNTO PROG 1 '; loop until key is presse
3 261C LOP 1 JNTO RDD1
\ 0418 JMP LOP 1
1 230A RDD1 MOV A,OA
g 3A OUTL P2,A ; select port OA
7 08 INS A, Bus ; read the depressed key
3 02 OUTL BUS, A ; output the depressed key
L 2307 MOV A, 07
3 3A OUTL P2,A ; select port 7
I 2300 MOV A, 00
5 3A OUTL P2,A ; deselect port 7
7 2306 MOV A, 06
5 3A OUTL P2,A ; select port 6
\ 2300 MOV A, 00
)
-» 3A OUTL P2,A ; deselect port 6
D 2305 MOV A, 05
7 3A OUTL P2,A ; select port 5
] 2300 MOV A, 00
2 3A OUTL P2,A ; deselect port 5
3 0415 JMP PROG 1

tOGRAM SUBROUTINE DELAY DATE 2 5 Jan 7 9 PAGE 1 OP 1






















; the length of delay
; is determined by the
; numbers placed in
•;R6 and R7 before Delay
;is called

ROGRAM NUMBER 1 DATE 24 Feb 7 9 PAGE 1 OP 2


















































; this test program
; generates square waves
; for testing.




; enter LS digit of delay
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^OGRAM SUBROUTINE BCDC DATE 12 Mar 7 9 page 1 OP 3





















































BIN # is in R7
BCD Number will be in RS*






hOG-RAM SUBROUTINE BCDC DATE 12 Mar 7 9 PAGE 2 °F 3


















































;BCD result is in R5&6
7£

ctOGRAM SUBROUTINE BCDC DATE i2 Mar 79 PAGE 3 OP 3

























ItO'JtfAM SUBROUTINE BCDO DATE 20 Mar 79 PAGE l OF i
















































;This converts BCD to
; ACS II, then outputs
; start with BCD #
; in 5/6
;Put next BCD digit
; in Lower 4 bits
;mask off upper 4 bits
;Loop up ASCII in Table
;This leaves last digit
; in lower 4 bits
; Leaves space




HOGHAM SUBROUTINE ACSO DATE 10 Mar 7 9 P^E 1 OF 2
DDR HEX CODE LABEL MNEMONIC COMMENT
A6 2300 ASCO MOV A,
A8 39 OUTL PI,
A
; Output start bit
A9 BF03 MOV R7,0 3
AB BE OF MOV R6 , OF
AD 74E5 CALL DELAY
AF BA08 MOV R2,08 ; Set count for bits = 7
Bl FB LOPO MOV A,R3 ; Put char, into A.
B2 EAB6 DJNZ R2,LOP 1
B4 64D1 JMP END
B6 97 LOP1 CLR C
B7 67 RRC A
B8 AB MOV R3,A
B9 E6C6 JNC LOP 2
BB 2310 MOV A, 10
BD 39 OUTL PI, ; output "1"
BE BF03 MOV R7 , 3 ;set loop count for Delay
CO BEOF MOV R6,0F ; set loop count for Delay
C2 74E5 CALL DELAY
C4 64B1 JMP LOP
C6 2300 LOP 2 MOV A, 00 ; output "0"
C8 39 OUTL PI,
C9 BF03 MOV R7,03 ; set loop
; count
CB BEOF MOV R6 , OF ; for Delay
»CD 74E5 CALL DELAY
SFF 64B1 JMP LOPO
5D1 2301 END MOV A, 10 ; output stop bit



























;Loop if not ready for
i ; next character.

hOGRAM PR0G 2 (TEST ASC0) DATE 11 Mar 7 9 PAGE 1 p 1

























































































































MOV R7 , 0A





; turns on 115 VAC
!
I
! ; & set start high
;8 samples per line
; waits for sample strobe
;line to go low.
7115 VAC still on
; but start is low.
; latches above at P6
;115 VAC & start on

hOGRAM PROG 3 REV 3 DATE 17 Apr 7 9 pAGE 2 p 2
DDR HEX CODE LABEL MNEMONIC COMMENT
9E 02 OUTL BUS A 1
i
9F 2306 1 MOV A, 06
Al 3A OUTL P2,A
•
A2 2300 MOV A, 00
A4 3A OUTL P2,A ;Ends starts pulse
A5 2308 MOV A, 08
i




A8 08 INSA, BUS ;Read port 8
A9 AF MOV R7,A
AA 7 4 5A CALL BCDC
AC 3436 CALL BCDO ; print magnitude
AE BB20 MOV R3,2
BO 74A6 CALL ASCO
B2 2309 MOV A, 9 ; Select port 9
B4 3A OUTL P2,A
B5 08 INSA BUS ; Read port 9
B6 AF MOV R7,A
B7 745A CALL BCDC
B9 3436 CALL BCDO ; Print phase
BB E884 DJNZ Ro,LOPl
BD BBOA MOV R3,0A
BF 7 4A6 CALL ASCO
Cl BB0D MOV R3,0D






RGGtlAM PR0G 4 DATE 2 May 7 9 PAGE 1 OP 2






















































; Turns on 115 VAC &
sets start high
;8 samples per line
;115 VAC still on
;but start low.
;115 VAC on & start high
; select port 8
; Read port 8



















































ADDR HEX CODE LABEL











































; start with BCD# in
;R 5,6
; look up ASCII equivalent
; first digit
; output most sig. digit.
; output middle digit
;output LS digit
; leave 1 space
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'ROGRAM SUBROUTINE BAUDO DATE 1 MAY 79 PAGE 1 OF 2
HEX CODE LABEL MNEMONIC
2301 BAUDO MOV A, 01






FB LOP0 MOV A,R3
EA6 3 DJNZ R2,LOPl
2482 JMP END





2319 MOV A, 19






2301 LOP 2 MOV A ,01





; start the start bit
;set count for 8 bits
;put char, into A
; start "1" bit



















; output 2 "Is"



















PRINTED CIRCUIT BOARD LAYOUT
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A. RECORDING PROCEDURE USING THE CASSETTE RECORDER AND
MODEL 4 LINE PRINTER
1. Connect the data cables from the controller to the
ADCs, cable number 8 to the magnitude ADC and number 9
to the phase ADC. Ground the black banana plug of each
cable and connect the red sample strobe plug of cable 8
to the sample strobe input of the ADC box.
2. Turn the speaker and RNC switches on the front of
the controller OFF.
3. Connect the model 40 line printer by cable CA-40.
4. Turn the power ON.
5. Press: RST, 0, F.
6. Move the mechanical scanner to the starting position
Ensure that the sampling speed will not exceed 2 Hz.
Stop the scanner.
7. Place an erased tape into the cassette reocrder.
8. Move the Load Forward switch on the side of the
recorder to the fully up position long enough to ensure
that the tape is off the leader and that both sprockets
of the tape transport are properly engaged and the tape
is moving.
9. Move the Load Forward switch to the fully down posi-




10. Press: RST, 3. At this point samples will be
recorded and printed each time the sample strobe line
goes low. Depressing Test 1 (Tl) on the keyboard will
initiate a manual sample.
11. Start the mechanical scanner. Verify that the
printer begins printing and that the recorder status
light is flashing at 1 Hz.
12. The above procedure is applicable even if either
the line printer or cassette recorder is not being used,
such as during calibration or alignment testing.
B. RECORDING PROCEDURE USING THE MODEL 3 3 TELETYPE
1. Connect the data cables from the controller to the
ADCs , cable number 3 to the magnitude ADC and number 9
to the phase ADC. Ground the black banana plug of
each cable and connect the red sample strobe plug of
cable 8 to the sample strobe input of the ADC box.
2. Turn the speaker and RNC switches on the front of
the controller OFF.
Connect the 20 mA current loop adapter to port 6 and
the TTY to the current loop in accordance with the
instructions on the current loop box. Place the TTY
in local operation.
4. Turn the power ON.
5. Press: RST, 0, F.
6. Move the mechanical scanner to the starting position




7. Press: RST, 4.
8. While in local operation punch any information or
required header onto the tape. Always end the header
with at least one carriage return and line feed. Place
n
the TTY in line operation.
9. Start the scanner. Verify that the scanning motor
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